Key Dates Full Papers

Paper Submission Deadline

February 11, 2020
January 28, 2020

Author Notification

March 29, 2020
March 15, 2020

Final Papers Due

April 19, 2020
April 5, 2020


Submission

Submit your paper here


Download CFP

TXT Format PDF Format


Sponsors


Previous Conferences

2019, 2018, 2017, 2016, 2015, 2014, 2013, 2012, 2011, 2010, 2009, 2008, 2007, 2006, 2005, 2004


General Co-Chairs

Maurizio Palesi
University of Catania, IT
Gianluca Palermo
Politecnico di Milano, IT

Program Co-Chairs

Cat Graves
Hewlett Packard Labs, US
Eishi Arima
ITC University of Tokyo, JP




For more information, visit the website at www.computingfrontiers.org

Workshops

Computing Frontiers 2020 will feature co-located workshops. Submission of papers to the workshops is handled separately from the main conference. Please refer to the websites of the workshops for submission deadlines and more details.

Malicious Software and Hardware in Internet of Things (MaL-IoT '20)

Aim and scope:
Cyber-physical and smart embedded systems, already highly networked, will be even more connected in the near future to form the Internet of Things, handling large amount of private and safety critical data. The pervasive diffusion of these devices will create several threats to privacy and could open new possibilities for attackers, since the security of even large portions of the Internet of Things could be harmed by compromising a reduced number of components. The possibility of securely updating devices should be guaranteed and it should be possible to verify and assert the root of trust of components. With respect to this context we expect contributions in different areas of security in Internet of Things. Topics of the workshop include but are not limited to:

  1. Malicious firmware design and detection
  2. Malware in Internet of Things applications
  3. Hardware root of trust
  4. Privacy issues of smart-home systems and complex systems
  5. Hardware Trojans and their effects on systems
  6. Hardware authentication and IP protection
  7. Secure communication and key-management
  8. Implementation attacks and countermeasures
  9. Emerging threats and attack vectors in the Internet of Things
  10. Supply chain security

Workshop Website: http://mal-iot2020.alari.ch/

Organizers: Francesco Regazzoni (AlaRI - USI), Paolo Palmieri (University College of Cork)

6th Workshop on Design of Low Power EMbedded Systems (LP-EMS '20)

Aim and Scope:
The design of embedded and cyber-physical systems imposes challenging and conflicting constraints and requires a holistic design approach. Implementing real-time high-performance systems and minimizing their power consumption at the same time is not straightforward. Emerging computing paradigms based on machine learning, brain-inspired computing and onboard data analytics impose workloads many orders of magnitude more challenging than the traditional tasks of low-activity data collection performed on embedded systems. At the same time, real-world unpredictable behavior requires these systems to adapt at runtime to mutable conditions. Therefore, advanced modelling strategies as well as efficient design automation techniques should be capable of optimizing complex parallel applications over heterogeneous multi- and many-cores platforms. Complexity on algorithmic side and heterogeneity on hardware side are colliding system constraints, which can be tackled by adopting HW/SW co-design solutions and flexible design frameworks.

With respect to this context, contributions are expected in all the fields relevant to the design of embedded and cyber-physical systems:

  • low power embedded and cyber-physical systems
  • low power hardware and architectures for embedded signal processing and machine learning
  • HW/SW co-design and high-level synthesis techniques for low-power digital signal/image processing
  • design of energy-aware and autonomous systems
  • design space exploration techniques, with special emphasis on power/energy estimations and power minimization methodologies
  • parallel/high throughput processing techniques for low-power digital signal/image processing
  • algorithm-level optimization, low-complexity algorithms and approximate computing for low power embedded systems
  • dynamic voltage and frequency scaling techniques, HW and SW dynamic power management

Workshop Website: https://lpems.github.io/

Organizers: Francesco Conti (ETH Zurich & University of Bologna), Paolo Meloni (University of Cagliari), Alexandre Mercat (Tampere University of Technology)



Sponsors